SCU logo

You've searched:

All Collections
  • All fields: strategy
(2 results)



Display: 20

    • Intel® Celeron® Processor Package, 1976

    • Intel® Celeron® Processor Package, 1976

    • Electronic industries; Intel microprocessors; Microprocessor packages; Photographs; Santa Clara (Calif.); Santa Clara County (Calif.)--History; Technology;

    • Enlarged color photograph of the Intel® Celeron® processor package. Clock speeds: 266 MHz. Transistor Count: 7.5 million (0.25 micron process)Single Edge Processor Package (SEPP), 242 pins. Bus Speed: 66MHz. Bus Width: 64 bit system bus....
    • Silicon Valley History Online
    • Intel® Celeron® Processor, 1998

    • Intel® Celeron® Processor, 1998

    • Electronic industries; Intel microprocessors; Microprocessor dies; Photographs; Santa Clara (Calif.); Santa Clara County (Calif.)--History; Technology;

    • Enlarged color photograph of the Intel® Celeron® processor. Continuing Intel's strategy of developing processors for specific market segments, the Intel® Celeron® processor was designed for the value PC market segment. First integrated L2 cache...
    • Silicon Valley History Online
Coming soon

This content is not yet available. Please check back.

 

QuickView

Display a larger image and more item information when the pointer pauses over a thumbnail
on off
 

Layout options:

Thumbnail with title
Grid with smaller thumbnails and more detail
Select the collections to add or remove from your search
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
 
OK